Time Sensitive Networking - A TSN Implementation on Intel FPGA Base

Whitepaper 02: Time Sensitive Networking - A TSN Implementation on Intel FPGA Base

Fraunhofer IPMS - Wireless Microsystems

Author: Marcus Pietzsch

Currently being developed by the IEEE, Time Sensitive Networking (TSN) is a set of standards aimed at increasing the degree of determinism in switched Ethernet networks according to existing IEEE 802.1 and 802.3 standards. In essence, TSN looks to realize Ethernet networks with:

  • guaranteed end-to-end latencies for real-time critical data traffic
  • transmission of (time-) critical and uncritical data traffic over a converged network
  • low packet losses
  • low latency fluctuation (jitter)

Content

  • Introduction
  • TSN In Use – An Example
  • TSN Implementation – Intel FPGA Basis
  • Hardware Description
  • Software Description
  • Summary
  • About Fraunhofer IPMS

 

....more information on IP cores on our website.

Please register your email address with the form below, you will then receive the download link via email.

Download Whitepaper 02

Time Sensitive Networking - A TSN Implementation on Intel FPGA Base

Please select
Please fill in all the obligatory fields!
Please fill in all the obligatory fields!
Bitte füllen Sie das Pflichtfeld aus.
Please fill in all the obligatory fields!
Please fill in all the obligatory fields!

Privacy Statement

Please check this mandatory field
Bitte füllen Sie das Pflichtfeld aus.
Without express written approval  of Fraunhofer IPMS a transfer of whitepapers to third parties is not allowed.
Bitte füllen Sie das Pflichtfeld aus.